Design & specifications#
If you want to know how BeagleV-Fire board is designed and what are it’s high-level specifications then this chapter is for you. We are going to discuss each hardware design element in detail and provide high-level device specifications in a short and crisp form as well.
Tip
For hardware design files and schematic diagram you can checkout BeagleV-Fire GitLab repository: https://git.beagleboard.org/beaglev-fire/beaglev-fire
Block diagram#

Fig. 544 System block diagram#

Fig. 545 Power tree diagram#

Fig. 546 I2C tree diagram#
System on Chip (SoC)#

Fig. 547 SoC bank0#

Fig. 548 SoC bank1#

Fig. 549 SoC bank2#

Fig. 550 SoC bank3#

Fig. 551 SoC bank4#

Fig. 552 SoC power#
Power management#

Fig. 553 DC 5V input#

Fig. 554 Ideal diode#

Fig. 555 VCC 1V0#

Fig. 556 VCC 1V1#

Fig. 557 VCC 1V8#

Fig. 558 VCC 2V5#

Fig. 559 VCC 3V3#

Fig. 560 VCCA 1V0#

Fig. 561 VIO enable#
General Connectivity and Expansion#
USB-C port#

Fig. 562 USB C#
P8 & P9 cape header pins#

Fig. 563 P8 cape header#

Fig. 564 P9 cape header#

Fig. 565 Cape header voltage level translator#
ADC#

Fig. 566 16bit Delta-Sigma ADC#

Fig. 567 ADC LDO power supply#
Connectivity#
Ethernet#

Fig. 571 Gigabit ethernet#
Memory, Media and Data storage#
DDR memory#

Fig. 572 LPDDR memory#
eMMC#

Fig. 573 EMMC flash storage#
microSD#

Fig. 574 SD Card socket#
EEPROM#

Fig. 575 EEPROM#
SPI flash#

Fig. 576 SPI Flash#
Multimedia I/O#
CSI#

Fig. 577 CSI#
Debug#
UART debug port#

Fig. 578 UART debug header#
JTAG debug port#

Fig. 579 JTAG debug header#
Mechanical Specifications#
Parameter |
Values |
---|---|
Size |
86.38 * 54.61 * 18.8 mm |
Max heigh |
18.8 mm |
PCB Size |
86.38 * 54.6 mm |
PCB Layers |
12 Layers |
PCB Thickness |
1.6 mm |
RoHS compliant |
Yes |
Gross Weight |
106 g |
Net weight |
45.8 g |